• TRUNG TÂM MÁY CHỦ

      GIẢI PHÁP MÁY CHỦ CHUYÊN NGHIỆP

      Tel: +84-8-3500 3363 | Mail : sales@trungtammaychu.vn

      Phone, Zalo : 0988801591  Skype : maychuxen

    Kiểm Tra Bảo Hành

    hỗ trợ khách hàng

  • 0936060436 (Mr. Khánh)

    sales1@trungtammaychu.vn

  • 0988801591 (Mr. Thao)

    sales@trungtammaychu.vn

    • Card mạng Intel X550-T2 Dual Port 10G Base-T Adapter

      [ Part number: X550-T2 ]

      Giá: 6,000,000 VNĐ

    Chọn mua

    Mua hàng

    XEM CHI TIẾT THÔNG SỐ KỸ THUẬT : TẠI ĐÂY

    General

    -  Serial Flash interface : Firmware authentication on update

    -  Configurable LED operation for software or customizing OEM LED displays

    -  Device disable capability

    Networking

    -  10 GbE/1 GbE/100 Mb/s copper PHYs integrated on-chip

    -  Support for jumbo frames of up to 15.5 KB

    -  Flow control support: send/receive pause frames and receive FIFO thresholds

    -  Statistics for management and RMON

    -  802.1q VLAN support

    -  TCP segmentation offload: up to 256 KB

    -  IPv6 support for IP/TCP and IP/UDP receive checksum offload

    -  Fragmented UDP checksum offload for packet reassembly

    -  Message Signaled Interrupts (MSI)

    -  Message Signaled Interrupts (MSI-X)

    -  Interrupt throttling control to limit maximum interrupt rate and improve CPU usage

    -  Flow Director (16 x 8 and 32 x 4)

    -  128 transmit queues

    -  Receive packet split header

    -  Receive header replication

    -  Dynamic interrupt moderation

    -  TCP timer interrupts

    -  Relaxed ordering

    -  Support for 64 virtual machines per port (64 VMs x 2 queues)

    -  Support for Data Center Bridging (DCB);(802.1Qaz, 802.1Qbb, 802.1p)

    Host Interface

    -  PCIe 3.0 Base Specification

    -  Bus width — x1, x4, x8

    -  64-bit address support for systems using more than 4 GB of physical memory

    MAC Functions

    -  Descriptor ring management hardware for transmit and receive

    -  ACPI register set and power down functionality supporting D0 and D3 states

    -  A mechanism for delaying/reducing transmit interrupts

    -  Software-controlled global reset bit (resets everything except the configuration registers)

    -  Four Software-Definable Pins (SDP) per port

    -  Wake up

    -  IPv6 wake-up filters

    -  Configurable flexible filter (through NVM)

    -  LAN function disable capability

    -  Programmable memory transmit buffers (160 KB/port)

    -  Default configuration by NVM for all LEDs for pre-driver functionality

    Manageability

    -  SR-IOV support

    -  Eight VLAN L2 filters

    -  16 Flex L3 port filters

    -  Four Flexible TCO filters

    -  Four L3 address filters (IPv4)

    -  Advanced pass through-compatible management packet transmit/receive support

    -  SMBus interface to an external Manageability Controller (MC)

    -  NC-SI interface to an external MC

    -  Four L3 address filters (IPv6)

    -  Four L2 address filters

    TOP